

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. APPLICATION NO. FILING DATE BUR920010042 9886 09/682,233 08/08/2001 Kerry Bernstein **EXAMINER** 07/02/2004 5409 7590 ARLEN L. OLSEN ABRAHAM, ESAW T SCHMEISER, OLSEN & WATTS ART UNIT PAPER NUMBER **3 LEAR JET LANE** SUITE 201 2133 LATHAM, NY 12110 **DATE MAILED: 07/02/2004**

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Analicantic	
	Application No.	Applicant(s)	
Office Action Summary	09/682,233	BERNSTEIN ET AL.	
	Examiner	Art Unit	
	Esaw T Abraham	2133	
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply			
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	66(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days fill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nety filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).	
Status			
1)⊠ Responsive to communication(s) filed on <u>24 March 2004</u> .			
,	☑ This action is non-final.		
3) Since this application is in condition for allowance except for formal matters, prosecution as to the ments is			
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.			
Disposition of Claims			
4) Claim(s) 1-32 is/are pending in the application.			
4a) Of the above claim(s) is/are withdrawn from consideration.			
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-32</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/or election requirement.			
Application Papers			
9) The specification is objected to by the Examiner.			
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).			
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).			
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.			
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priori	s have been received. s have been received in Applicati ity documents have been receive ı (PCT Rule 17.2(a)).	on No ed in this National Stage	
* See the attached detailed Office action for a list Attachment(s) 1) Notice of References Cited (PTO-892)	4) ☐ Interview Summary	(PTO-413)	
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da	ate atent Application (PTO-152)	
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	6) Other:	atom Approaudit (F TO-102)	

Art Unit: 2133

Response to the applicant's amendments

*******The examiner accepted the amended claims (11, 17 and 27).

Response to the applicant's argument

Applicant's argument, see remark pages 12-22, with respect to the rejection(s) of claim(s) 1-32 under 103(a) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made Radjassamy (U.S. PN: 6,331,800) in view of Tsukamoto et al (U.S. PN: 5,930,269).

DETAILED ACTION

1. Claims 1 to 32 are presented for examination.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Art Unit: 2133

2. Claims 1-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Radjassamy (U.S. PN: 6,331,800) in view of Tsukamoto et al. (U.S. PN: 5,930,269).

As per claims 1 and 6, Radjassamy in figure 3 disclose or teach an integrated circuit comprising a first latch (302) coupled to first clock signal (CK1N) and first logic (304), second latch (306) coupled to second clock signal (CK2N) and second logic (308) for adjusting of clock edge rise/fall times between non-overlapping clock signals and thereby eliminate a race (see col. 1, lines 5-9). Further, Radjassamy teach a method of increasing the rise/fall time of clock edges in an integrated circuit, thereby providing a means for eliminating races, a means for otherwise adjusting non-overlapping clock signal dead times, or a means for adjusting clock pulse widths and the method commences with the identification of a clock signal which has a clock edge with a poor (or inadequate) rise/fall time and when a circuit is simulated the clock edges transmitted in a square wave fashion (see col. 4, lines 1-14). Radjassamy do not explicitly show or teach power (rails) applied separetly to each of the IC chips wherein each IC chips comprise latches and logic circuits. However, Tsukamoto et al. in figure 4 teach a testing system comprises a burn-in board (11) to be diagnosed, a control signal generator (12) includes clock generator (12a) generates a clock signal CLK, and supplies the clock signal CLK to the burn-in board via scan signal distributor (12b), a power distributor (13) for supplying electric power Vcc to the burn-in board and in figure 5 the burn-in board shows products (IC11/IC12/IC1n, IC21/IC22/IC2n...) of a semiconductor integrated circuit device arranged in rows and columns on the burn-in board, and are electrically connected through contact pins and furthermore Power supply lines VCC1, VCC2 and VCCm (power rails) are respectively associated with the columns of products of

Art Unit: 2133

semiconductor device and the products are powered with power potential Vcc and the ground potential supplied from the associated power supply lines VCC1 to VCCm (see col. 3, lines 55-67 and col. 4, lines 1-22). **Therefore,** it would have been obvious to a person having an ordinary skill in the art at the time the invention was made to implement the teachings of Radjassamy to include power supplies for powering clocks and latches as taught by Tsukamoto et al. **This modification** would have been obvious because a person having ordinary skill in the art would have been motivated in order to diagnosis the products on the burn-in board without undesirable influence of a partially defective product and automatically classifies the products between the excellent group, the partially defective group an the defective group (see col. 9, lines 48-58).

As per claims 2 and 7, Radjassamy in view of Tsukamoto et al. teach all the subject matter claimed in claims 1 and 6 including Radjassamy in figure 3 disclosed second latch (308) coupled to the second logic (circuit) (306) whereby the second latch and the second logic circuit coupled to the second clock (CK2N). Furthermore, Tsukamoto et al. in figure 5 teach plurality of voltage lines or rails connected to each of the board products (chips) separately (see VCC1, VCC2 ..).

As per claims 3-5 and 8-10, Radjassamy in view of Tsukamoto et al. teach all the subject matter claimed in claims 1 and 6 including Tsukamoto et al. in figure 5 teach plurality of burn-in products whereby each of the products connected by separate scan clocks (SCN1, SCN2...) and voltage lines (VCC1, VCC2...).

As per claims 11-16, Radjassamy substantially teach or disclose an integrated circuit comprising clocked logic gates a method for increasing the rise/fall of clock edges in an IC commencing with the identification (detecting) of a clock signal with a clock edge having a poor

Art Unit: 2133

rise/fall time (see abstract and col. 3, lines 34-43). Further, Radjassamy in figure 3, disclose first latch (302) coupled to first clock signal (CK1N) and first logic (304), second latch (306) coupled to second clock signal (CK2N) and second logic (308). Furthermore, Radjassamy teach a method of increasing the rise/fall time of clock edges in an integrated circuit, thereby providing a means for eliminating races, a means for otherwise adjusting non-overlapping clock signal dead times, or a means for adjusting clock pulse widths and the method commences with the identification of a clock signal which has a clock edge with a poor (or inadequate) rise/fall time and when a circuit is simulated the clock edges transmitted in a square wave fashion (see col. 4, lines 1-14). Radjassamy do not explicitly show or teach power (rails) applied separately to each of the IC chips wherein each IC chips comprise latches and logic circuits. However, Tsukamoto et al. in figure 4 teach a testing system comprises a burn-in board (11) to be diagnosed, a control signal generator (12) includes clock generator (12a) generates a clock signal CLK, and supplies the clock signal CLK to the burn-in board via scan signal distributor (12b), a power distributor (13) for supplying electric power Vcc to the burn-in board and in figure 5 the burn-in board shows products (IC11/IC12/IC1n, IC21/IC22/IC2n...) of a semiconductor integrated circuit device arranged in rows and columns on the burn-in board, and are electrically connected through contact pins and furthermore Power supply lines VCC1, VCC2 and VCCm (power rails) are respectively associated with the columns of products of semiconductor device and the products are powered with power potential Vcc and the ground potential supplied from the associated

power supply lines VCC1 to VCCm (see col. 3, lines 55-67 and col. 4, lines 1-22). Therefore, it

would have been obvious to a person having an ordinary skill in the art at the time the invention

was made to implement the teachings of Radjassamy to include power supplies for powering

Art Unit: 2133

clocks and latches as taught by Tsukamoto et al. This modification would have been obvious because a person having ordinary skill in the art would have been motivated in order to diagnosis the products on the burn-in board without undesirable influence of a partially defective product and automatically classifies the products between the excellent group, the partially defective group an the defective group (see col. 9, lines 48-58).

As per claims 17 and 22, Radjassamy in view of Tsukamoto et al. teach or disclose all the subject matter claimed in claims 1 and 6, including Radjassamy teach a method of increasing the rise/fall time of clock edges in an integrated circuit, thereby providing a means for eliminating races, a means for otherwise adjusting non-overlapping clock signal dead times, or a means for adjusting clock pulse widths and the method commences with the identification of a clock signal which has a clock edge with a poor (or inadequate) rise/fall time and when a circuit is simulated the clock edges transmitted in a square wave fashion (see col. 4, lines 1-14). Furthermore, Tsukamoto et al. teach a testing system selectively activates products of a semiconductor integrated circuit device mounted on a burn-in board and a power distributor incorporated in the testing system supplies electric power only to the activated products so that non-activated products do not affect the test data signals (see abstract).

As per claims 18-21 and 23-26, Radjassamy in view of Tsukamoto et al. teach all the subject matter claimed in claims 1 and 6 including Radjassamy in figure 3 disclosed second latch (308) coupled to the second logic (circuit) (306) whereby the second latch and the second logic circuit coupled to the second clock (CK2N). Furthermore, Tsukamoto et al. in figure 5 teach plurality of voltage lines or rails connected to each of the board products (chips) separately (see VCC1, VCC2 ..).

Art Unit: 2133

As per claims 27-32, Radjassamy in view of Tsukamoto et al. teach or disclose all the subject matter claimed in claim 11, including Radjassamy teach a method of increasing the rise/fall time of clock edges in an integrated circuit, thereby providing a means for eliminating races, a means for otherwise adjusting non-overlapping clock signal dead times, or a means for adjusting clock pulse widths and the method commences with the identification of a clock signal which has a clock edge with a poor (or inadequate) rise/fall time and when a circuit is simulated the clock edges transmitted in a square wave fashion (see col. 4, lines 1-14). Furthermore, Tsukamoto et al. teach a testing system selectively activates products of a semiconductor integrated circuit device mounted on a burn-in board and a power distributor incorporated in the testing system supplies electric power only to the activated products so that non-activated products do not affect the test data signals (see abstract).

Conclusion

Any inquiry concerning this communication or earlier communication from the examiner 3. should be directed to Esaw Abraham whose telephone number is (703) 305-7743. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are successful, the examiner's supervisor, Albert DeCady can be reached on (703) 305-9595. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Esaw Abraham

ejuj J. Lamarre